This is an old revision of the document!
You can add your testbench file to your project with the following TCL command:
add_files -fileset sim_1 -norecurse C:/wirthlin/ee220/git/labs/SevenSegment/testbench/tb_SevenSegment.v
TA Feedback