User Tools
This is an old revision of the document!
Adding a SystemVerilog design module to a project
This will show you how to add a new SystemVerilog source file to an existing project. You should make a new source file for every individual SystemVerilog module you make.
