<?xml version="1.0" encoding="utf-8"?>
<!-- generator="FeedCreator 1.7.2-ppt DokuWiki" -->
<?xml-stylesheet href="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/feed.php">
        <title>BYU ECEn 220 tutorials:old</title>
        <description></description>
        <link>https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/</link>
        <image rdf:resource="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/lib/tpl/codowik/images/favicon.ico" />
       <dc:date>2026-05-18T10:46:43-06:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:gates&amp;rev=1498849053&amp;do=diff"/>
                <rdf:li rdf:resource="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:hierarchy_and_cascading&amp;rev=1499874889&amp;do=diff"/>
                <rdf:li rdf:resource="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:structural_verilog&amp;rev=1498860348&amp;do=diff"/>
                <rdf:li rdf:resource="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:using_ic_chips&amp;rev=1498849067&amp;do=diff"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/lib/tpl/codowik/images/favicon.ico">
        <title>BYU ECEn 220</title>
        <link>https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/</link>
        <url>https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/lib/tpl/codowik/images/favicon.ico</url>
    </image>
    <item rdf:about="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:gates&amp;rev=1498849053&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2017-06-30T12:57:33-06:00</dc:date>
        <title>Introduction to Gates</title>
        <link>https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:gates&amp;rev=1498849053&amp;do=diff</link>
        <description>Introduction to Gates

Gates are circuit components that act as operators on circuits. A single wire can only hold the values of on or off, which is interpreted as 1 or 0 respectively. Because of this, basic gates can only perform the operations of AND</description>
    </item>
    <item rdf:about="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:hierarchy_and_cascading&amp;rev=1499874889&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2017-07-12T09:54:49-06:00</dc:date>
        <title>Hierarchy and Cascading Techniques</title>
        <link>https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:hierarchy_and_cascading&amp;rev=1499874889&amp;do=diff</link>
        <description>Hierarchy and Cascading Techniques

Hierarchy

The hierarchy technique involves building small circuits that perform specific functions and then combining them inside of a larger design.  In other words; making big, complex, high level circuits by plugging together lots of small, simple, low level circuits.  (High level means high up in the hierarchal design, low level means the opposite.)</description>
    </item>
    <item rdf:about="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:structural_verilog&amp;rev=1498860348&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2017-06-30T16:05:48-06:00</dc:date>
        <title>Structural Verilog</title>
        <link>https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:structural_verilog&amp;rev=1498860348&amp;do=diff</link>
        <description>Structural Verilog

This is a quick introduction and reference for Structural Verilog.  It is by no means a complete guide to Verilog, but does include everything you will need to know for the Structural Verilog portion of the class.  More details are contained in the textbook.</description>
    </item>
    <item rdf:about="https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:using_ic_chips&amp;rev=1498849067&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2017-06-30T12:57:47-06:00</dc:date>
        <title>Using IC Chips</title>
        <link>https://ecen220wiki.groups.et.byu.net/sp20/dokuwiki/doku.php?id=tutorials:old:using_ic_chips&amp;rev=1498849067&amp;do=diff</link>
        <description>Using IC Chips

IC (integrated circuit) chips are used extensively for building circuits.  This tutorial will teach you how to identify them and how to use them in circuit design. The IC chips will be located by the solo computer station in the front of the room.</description>
    </item>
</rdf:RDF>
