This shows you the differences between two versions of the page.
Both sides previous revision Previous revision | |||
labs:seven_segment [2020/02/11 11:50] nelson [Preliminary] |
labs:seven_segment [2020/02/12 17:31] (current) ee220ta [Exercise #1 - Seven Segment SystemVerilog] |
||
---|---|---|---|
Line 131: | Line 131: | ||
<color red>Include your TCL simulation file in your report.</color> | <color red>Include your TCL simulation file in your report.</color> | ||
- | **Exercise 1 Pass-off:** Show a TA your your SV code, tcl commands and simulation. \\ \\ | + | **Exercise 1 Pass-off:** Show a TA your SV code, tcl commands and simulation. \\ \\ |