This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
labs:seven_segment [2020/02/11 11:44] nelson [Preliminary] |
labs:seven_segment [2020/02/12 17:31] (current) ee220ta [Exercise #1 - Seven Segment SystemVerilog] |
||
---|---|---|---|
Line 82: | Line 82: | ||
For example, to turn on only the right two digits of the eight digit display, AN1 and AN0 must have a logic value of **0** and the other anode signals must have a logic value of **1**. | For example, to turn on only the right two digits of the eight digit display, AN1 and AN0 must have a logic value of **0** and the other anode signals must have a logic value of **1**. | ||
- | In the following example, two of the digits are turned on by setting their corresponding anode to zero. All of the other digits are off since their anode signals are set to one. In addition, the digit **3** is displayed based on which cathode signals have a logic **1**. The digit point is also on since the cathode signal, DP, associated with the digit point is set to **0**. | + | In the following example, two of the digits are turned on by setting their corresponding anode to zero. All of the other digits are off since their anode signals are set to one. In addition, the digit **3** is displayed based on which cathode signals have a logic **0**. The digit point is also on since the cathode signal, DP, associated with the digit point is set to **0**. |
^ A7 ^ A6 ^ A5 ^ A4 ^ A3 ^ A2 ^ A1 ^ A0 ^ | ^ A7 ^ A6 ^ A5 ^ A4 ^ A3 ^ A2 ^ A1 ^ A0 ^ | ||
- | | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | | + | | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | |
^ CG ^ CF ^ CE ^ CD ^ CC ^ CB ^ CA ^ DP ^ | ^ CG ^ CF ^ CE ^ CD ^ CC ^ CB ^ CA ^ DP ^ | ||
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | ||
Line 96: | Line 96: | ||
^ A7 ^ A6 ^ A5 ^ A4 ^ A3 ^ A2 ^ A1 ^ A0 ^ | ^ A7 ^ A6 ^ A5 ^ A4 ^ A3 ^ A2 ^ A1 ^ A0 ^ | ||
- | | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | | + | | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | |
^ CG ^ CF ^ CE ^ CD ^ CC ^ CB ^ CA ^ DP ^ | ^ CG ^ CF ^ CE ^ CD ^ CC ^ CB ^ CA ^ DP ^ | ||
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | | | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | | ||
Line 131: | Line 131: | ||
<color red>Include your TCL simulation file in your report.</color> | <color red>Include your TCL simulation file in your report.</color> | ||
- | **Exercise 1 Pass-off:** Show a TA your your SV code, tcl commands and simulation. \\ \\ | + | **Exercise 1 Pass-off:** Show a TA your SV code, tcl commands and simulation. \\ \\ |