User Tools


Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
labs:registerfile [2019/07/17 15:14]
jgoeders [Exercise #1 - 4-Bit Register]
labs:registerfile [2019/07/17 15:14] (current)
jgoeders [Final Pass Off]
Line 110: Line 110:
  
 <color red>​Provide a copy of your TCL script you used to simulate the register file.</​color>​ <color red>​Provide a copy of your TCL script you used to simulate the register file.</​color>​
- 
-<color red>​Provide a copy of your register file SystemVerilog code in your laboratory report.</​color>​ 
  
 **Exercise 2 Pass-off:** Show a TA your code for your register8x4 module and your simulation waveform. Show that your tcl file meets the requirements listed above.\\ \\  **Exercise 2 Pass-off:** Show a TA your code for your register8x4 module and your simulation waveform. Show that your tcl file meets the requirements listed above.\\ \\ 
Line 153: Line 151:
  
 <color red>Copy the console output for your testbench simulation and add it to your laboratory report.</​color>​ <color red>Copy the console output for your testbench simulation and add it to your laboratory report.</​color>​
- 
-<color red>​Submit your top-level SystemVerilog code in your laboratory report.</​color>​ 
  
 **Exercise 3 Pass-off:** Show a TA your code for your top level module and your testbench output.\\ \\  **Exercise 3 Pass-off:** Show a TA your code for your top level module and your testbench output.\\ \\ 
Line 185: Line 181:
 <color red>​Provide any suggestions for improving this lab in the future.</​color>​ <color red>​Provide any suggestions for improving this lab in the future.</​color>​
  
 +<color red>​Submit your SystemVerilog modules using the code submission on Learning Suite.</​color>​ (Make sure your SystemVerilog conforms to the lab SystemVerilog coding standards).
 ===== Personal Exploration ===== ===== Personal Exploration =====